I was born in Shandong, China, in 1997. I earned my Bachelor's degree from Tsinghua University in 2019 and my Ph.D. degree from the School of Integrated Circuits, Tsinghua University, in 2025. I am currently a postdoctoral researcher at the School of Integrated Circuits, Tsinghua University.
Research Interests
My research interests include:
- Post-quantum cryptography (PQC)
- Lightweight cryptography (LWC)
- Side-channel attacks and countermeasures
- Fault injection attacks and countermeasures
- Side-channel leakage assessment
- Digital circuit design
Publications
-
Cankun Zhao, Neng Zhang, Hanning Wang, Bohan Yang, Wenping Zhu, Zhengdong Li, Min Zhu, Shouyi Yin, Shaojun Wei, and Leibo Liu, “A Compact and High-Performance Hardware Architecture for CRYSTALS-Dilithium”, IACR Transactions on Cryptographic Hardware and Embedded Systems (TCHES) 2022(1), pp. 270–295, 2021.
-
Cankun Zhao, Hang Zhao, Jiangxue Liu, Bohan Yang, Wenping Zhu, Shuying Yin, Min Zhu, Shaojun Wei, and Leibo Liu, “Breaking Ground: A New Area Record for Low-Latency First-Order Masked SHA-3”, IACR Transactions on Cryptographic Hardware and Embedded Systems (TCHES) 2024(4), pp. 231-257, 2024.
-
Cankun Zhao, Hanyue Shui, Bohan Yang, Wenping Zhu, Yuluan Cao, Zhang Hou, Yuqi Liu, Xiangdong Han, Shuying Yin, Weinan Chen, Hanning Wang, Jinjiang Yang, Min Zhu, Aoyang Zhang, Leibo Liu, “”, ISSCC, 2026.
-
Jiangxue Liu, Cankun Zhao, Shuohang Peng, Bohan Yang, Hang Zhao, Xiangdong Han, Min Zhu, Shaojun Wei, and Leibo Liu, “A Low-Latency High-Order Arithmetic to Boolean Masking Conversion”, IACR Transactions on Cryptographic Hardware and Embedded Systems (TCHES) 2024(2), pp. 630–653, 2024.
-
Hang Zhao, Cankun Zhao, Wenping Zhu, Bohan Yang, Shaojun Wei, and Leibo Liu, “Sparse Polynomial Multiplication-Based High-Performance Hardware Implementation for CRYSTALS-Dilithium”, IEEE International Symposium on Hardware Oriented Security and Trust (HOST) 2024, pp. 150-159, 2024.
-
Shuohang Peng, Bohan Yang, Shuying Yin, Hang Zhao, Cankun Zhao, Shaojun Wei, and Leibo Liu, “A Low-Randomness First-Order Masked Xoodyak”, IEEE International Symposium on Hardware Oriented Security and Trust (HOST) 2023, pp. 48-56, 2023.
Project Involvement
- Participated in the NIST LWC side-channel evaluation project, initiated by George Mason University (GMU). I contributed to the design of side-channel protected hardware and software implementations of Xoodyak. Additionally, I evaluated multiple side-channel protected hardware implementations. The designs and evaluations contributed to the NIST LWC Final Report and the GMU Evaluation Report.
Contact Information
- Email: zck22@mails.tsinghua.edu.cn
- Address: FIT Building 4-404, Tsinghua University, Haidian, Beijing, China
- ORCID: 0000-0002-6875-3557
- PGP key: EC6557E051664C7F